File:US4949142 18 dec 1984.pdf: Difference between revisions

From IEEE Milestones Wiki
(Patent number 4,949,142 Foreign Application Priority Data Dec. 18, 1984 (IT) Italy. 24.126 A/84 INTEGRATED N-CHANNEL POWER MOS BRIDGE CIRCUIT The disclosed bridge circuit is fabricated using power MOS technology. Common terminals of the bridge circuit...)
 
(No difference)

Latest revision as of 16:59, 2 December 2019

Summary

Patent number 4,949,142 Foreign Application Priority Data Dec. 18, 1984 (IT) Italy. 24.126 A/84 INTEGRATED N-CHANNEL POWER MOS BRIDGE CIRCUIT The disclosed bridge circuit is fabricated using power MOS technology. Common terminals of the bridge circuit are integrated into common regions in the imple mentation. Electrodes, typically coupled together in the bridge circuit, are implemented by a shared conducting region in the integrated circuit of the semiconductor chip. By integrating the elements of the circuit, less area of the semiconductor chip is required as compared to an implementation involving 4 (four) discrete elements. Diodes are fabricated across the transistors to protect the elements against reverse biasing.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeDimensionsUserComment
current16:59, 2 December 2019 (750 KB)Danilopau (talk | contribs)Patent number 4,949,142 Foreign Application Priority Data Dec. 18, 1984 (IT) Italy. 24.126 A/84 INTEGRATED N-CHANNEL POWER MOS BRIDGE CIRCUIT The disclosed bridge circuit is fabricated using power MOS technology. Common terminals of the bridge circuit...

The following 2 files are duplicates of this file (more details):

There are no pages that use this file.