# - Microprogrammable General Purpose Computer Set 4-Bit Parallel CPU With 45 Instructions 

- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching - Binary and Decimal Arithmetic Modes
- Addition of Two 8-Digit Numbers in 850 Microseconds
- 2-Phase Dynamic Operation
- 10.8 Microsecond Instruction Cycle Easy Expansion-One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Unlimited Number of Output Lines
- Single Power Supply Operation ( $V_{D 0}=-15$ Volis) Packaged in 16-Pin Dual In-Line Configuration

The MCS-4 is a microprogrammable computer set designed for applications such as test systems, peripherals, terminals, billing machines, measuring systems, numeric and process control. The 4004 CPU, 4003 SR, and 4002 RAM are standard building blocks. The 4001 ROM contains the custom microprogram and is implemented using a metal mask according to customer specifications.

MCS-4 systems interface easily with switches, keyboards, displays, teletypewriters, printers, readers, A-D converters and other popular peripherals.

A system built with the MCS-4 micro computer set can have up to $4 \mathrm{~K} \times 8$ bit ROM words, $1280 \times 4$ bit RAM characters and 128 I/O lines without requiring any interface logic. By adding a few simple gates the MCS 4 can have up to 48 RAM and ROM packages in any combination, and 192 I/O lines. The minimum system configuration consists of one CPU and one $256 \times 8$ bit ROM.

The MCS-4 has a very powerful instruction set that allows both binary and decimal arithmetic. It includes conditional branching, jump to subroutine, and provides for the efficient use of ROM look-up tables by indirect fetching.

The Intel MCS-4 micro computer set (4001/2/3/4) is fabricated with Silicon Gate Technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

## $256 \times 8$ BIT MASK PROGRAMMABLE ROM AND 4 BIT I/O PORT



Address and data are transferred in and out by time multiplexing on 4 data bus lines. Timing is internally generated using two clock signals, $\phi_{1}$ and $\phi_{2}$, and a SYNC signal supplied by the 4004. Addresses are received from the CPU on three time periods following SYNC, and select 1 out of 256 words and 1 out of 16 ROM's. For that purpose, each ROM is identified as \#0, 1, 2, through 15 , by metal option. A Command Line (CM) is also provided and its scope is to select a ROM bank (group of 16 ROM's).
During the two time periods $\left(M_{1} \& M_{2}\right)$ following the addressing time, information is transferred from the ROM to the data bus lines.

A secondmode of operation of the ROM is as an Input/Output control device. In that mode a ROM chip will route information to and from data bus lines in and out of $4 \mathrm{I} / \mathrm{O}$ external lines. Each chip has the capability to identify itself for an I/O port operation, recognize an I/O port instruction and decide whether it is an Input or an Output operation and execute the instruction. An external signal (CL) will asynchronously clear the output register during normal operation.
All internal flip flops (including the output register) will be reset when the RESET line goes low (negative voltage).
Each I/O pin can be uniquely chosen as either an input or output port by metal option. Direct or inverted input or output is optional. An on-chip resistor at the input pins, connected to either $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ is also optional. (See ordering information on page 12).

## 4002320 BIT RAM AND 4 BIT OUTPUT PORT



RESET 0 (9)
The 4002 performs two functions. As a RAM it stores 320 bits arranged in 4 registers of twenty 4-bit characters each (16 main memory characters and 4 status characters). As a vehicle of communication with peripheral devices, it is provided with 4 output lines and associated control logic to perform output operations.


In the RAM mode, the operation is as follows: When the CPU executes an SRC instruction (see Instruction Set on page 5) it will send out the contents of the designated index register pair during $X_{2}$ and $X_{3}$ as an address to the RAM, and will activate one CM-RAM line at $X_{2}$ for the previously (Note 1) selected RAM bank (see Basic Instruction Cycle on page 5).

The data at $X_{2}$ and $X_{3}$ is interpreted as shown below:


The status character locations ( 0 through 3) are selected by the OPA portion of one of the I/O and RAM Instructions. For chip selection, the 4002 is available in two metal options, 4002-1 and 4002-2. An external pin, $\mathrm{P}_{\mathrm{O}}$ (which may be hard wired to either $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ ) is also available for chip selection. The chip number is assigned as follows:

| Chip \# | 4002 Option | $\mathrm{P}_{0}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | @ $\mathrm{X}_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 4002-1 | GND | 0 | 0 |  |
| 1 | 4002-1 | VDD | 0 | 1 |  |
| 2 | 4002-2 | GND | 1 | 0 |  |
| 3 | 4002-2 | $V_{D D}$ | 1 | 1 |  |

Timing is internally generated using two clock signals, $\phi_{1}$ and $\phi_{2}$, and a sync signal provided by the 4004. Internal refresh circuitry maintains data levels in the cells.
All communications with the system is through the data bus. The I/O port permits data out from the system. When the external RESET signal goes low, the memory and all static flip-flops (including the output registers) will be cleared. To fully clear the memory the RESET signal must be maintained for at least 32 memory cycles ( $32 \times 8$ clock periods).

## 10 BIT SERIAL-IN/PARALLEL-OUT, SERIAL-OUT SHIFT REGISTER (SR)



The 4003 is a 10 bit static shift register with serial-in, parallelout and serial-out data. Its function is to increase the number of output lines to interface with I/O devices such as keyboards, displays, printers, teletypewriters, switches, readers, A-D converters, etc.


Data is loaded serially and is available in parallel on 10 output lines which are accessed through enable logic. When enabled ( $\mathrm{E}=$ low), the shift register contents is read out; when not enabled ( $E=$ high), the parallel-out lines are at $\mathrm{V}_{\mathrm{SS}}$. The serialout line is not affected by the enable logic.

Data is also available serially permitting an indefinite number of similar devices to be cascaded together to provide shift register length multiples of 10 .

The data shifting is controlled by the CP signal. An internal power-on-clear circuit will clear the shift register ( $\mathrm{O}_{\mathrm{i}}=\mathrm{V}_{\mathrm{SS}}$ ) between the application of the supply voltage and the first CP signal.

## 320 BIT RAM AND 4 BIT OUTPUT PORT

NOTE 1: Bank switching is accomplished by the CPU after receiving a "DCL" (designate command line) instruction. Prior to execution of the DCL instruction the desired CM-RAM $\mathbf{i}$ code has been stored in the accumulator (for example through an LDM instruction). During DCL the CM-RAM ${ }_{i}$ code is transferred from the accumulator to the CM-RAM register. The RAM bank is then selected starting with the next instruction.

## 4004

## 4 BIT CENTRAL PROCESSOR UNIT (CPU) WITH 45 INSTRUCTIONS



The 4004 is a central processor unit (CPU) designed to work in conjunction with the other members of the MCS-4 (4001, 4002,4003 ) for microprogrammable computer applications.

The CPU chip consists of a 4 bit adder, a 64 bit ( $16 \times 4$ ) index
 register, a 48 bit ( $4 \times 12$ ) program counter and stack (nesting up to three levels if possible), an address incrementer, an 8 bit instruction register and decoder, and control logic. Information flows between the 4004 and the other chips through a 4-line data bus. One 4004 may be combined with up to 48 ROM (4001) and RAM (4002) chips in any combination.

A typical machine cycle starts with the CPU sending a synchronization signal (SYNC) to the ROM's and RAM's. Next, 12 bits of ROM address are sent to the data bus using three clock cycles (@. 75 MHz ). The address is then incremented by one and stored in the program counter. The selected ROM sends back 8 bits of instruction or data during the following 2 clock cycles. This information is stored in two registers: OPR and OPA. The next three clock cycles are used to execute the instruction. (See Basic Instruction Cycle on page 5.)

The ROM bank is controlled by a command ROM control signal (CM-ROM) and up to four RAM banks are controlled by four command RAM control signals (CM-RAM ${ }_{0}, C M$ RAM ${ }_{1}, C M-R A M_{2}, C M-R A M_{3}$ ). Bank switching is accomplished by the execution of the DCL instruction (see Note 1 this page).
An input test signal (TEST) is used in conjunction with the jump on condition (JCN) instruction. An external RESET signal is used to clear all registers and flip-flops. To fully clear all registers, the RESET signal must be applied for at least 8 memory cycles ( $8 \times 8$ clock periods). After RESET the program will start from " 0 " step and CM-RAM 0 will be selected.
The instruction repertoire of the 4004 consists of:
(a) 16 machine instructions (5 of which are double length).
(b) 14 accumulator group instructions.
(c) 15 input/output \& RAM instructions.

## MCS. 4 Operation

The detailed functional specifications describing the operation of the system, the instruction set, the activity of the CPU for each instruction and some programming and hardware examples are published separately and are available upon request. Following is a brief outline of the system operation.

The MCS-4 uses a $10.8 \mu$ sec instruction cycle. The CPU (4004) generates a synchronizing signal (SYNC), indicating the start of an instruction cycle, and sends it to the ROM's (4001) and RAM's (4002).

Basic instruction execution requires 8 or 16 cycles of a 750 KHz clock. In a typical sequence, the CPU sends 12 bits of address to the ROM's in the first three cycles ( $A_{1}, A_{2}, A_{3}$ ). The selected ROM chip sends back 8 bits of instruction (OPR, OPA) to the CPU in the next two cycles $\left(M_{1}, M_{2}\right)$. The instruction is then interpreted and executed in the final three cycles $\left(X_{1}, X_{2}, X_{3}\right)$. (See Figure 2.)

The CPU, RAM's and ROM's can be controlled by an external RESET line. While RESET is activated the contents of the registers and flip-flops are cleared. After RESET, the CPU will start from address 0 and CM-RAM ${ }_{0}$ is selected.

The MCS -4 can have up to $4 \mathrm{~K} \times 8$ bit ROM words, $1280 \times 4$ bit RAM characters and 128 I/O lines, without requiring any interface logic. By adding a few simple gates, the MCS 4 can have up to 48 RAM and ROM packages in any combination and 192 I/O lines.

The 4001, 4002, and 4004 are interconnected by a 4 -line data bus ( $\mathrm{D}_{0}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ ), used for all information flow between the chips except for control signals sent by the CPU on 6 additional lines. The interconnection of the MCS-4 system is shown in Figure 1. An expanded configuration is shown. The minimum system configuration consists of one CPU (4004) and one ROM (4001). Figure 2 shows the activity on the data bus during each clock period, and how a basic instruction cycle is subdivided.

Each data bus output buffer has three possible states " 1 ", " 0 ", and floating. At a given time only one output buffer is allowed to drive a data line, therefore, all the other buffers must be in a floating condition. However, more than one input buffer per data line can receive data at the same time.

The MCS-4 has a very powerful Instruction Set that allows both binary and decimal arithmetic. It includes conditional branching, jump to subroutine and provides for the efficient use of ROM look up tables by indirect fetching. Typically, two 8 digit numbers can be added in $850 \mu \mathrm{sec}$. The complete Instruction Set is shown on pages 5 and 6.


Figure 1. MCS-4 System Interconnection
 case the CPU will receive data from RAM storage locations or I/O input lines of 4001's.
(2) The SRC instruction designates the chip number and address for a following 10 instruction.

Figure 2. MCS-4 Basic Instruction Cycle

## Instruction Set

[Those instructions preceded by an asterisk (*) are 2 word instructions that occupy 2 successive locations in ROM] MACHINE INSTRUCTIONS

| MNEMONIC | $\begin{gathered} \text { OPR } \\ D_{3} D_{2} D_{1} D_{0} \end{gathered}$ | $\begin{gathered} \text { OPA } \\ D_{3} D_{2} D_{1} D_{0} \end{gathered}$ | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: |
| NOP | 0000 | 0 0 0 O 0 | No operation. |
| *JCN | $\begin{array}{cccc} 0 & 0 & 0 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ | $\begin{aligned} & C_{1} C_{2} C_{3} C_{4} \\ & A_{1} A_{1} A_{1} A_{1} \end{aligned}$ | Jump to ROM address $A_{2} A_{2} A_{2} A_{2}, A_{1} A_{1} A_{1} A_{1}$ (within the same ROM that contains this JCN instruction) if condition $C_{1} C_{2} C_{3} C_{4}$ (1) is true, otherwise skip (go to the next instruction in sequence). |
| *FIM | $\begin{array}{cccc} 0 & 0 & 1 & 0 \\ D_{2} & D_{2} & D_{2} & D_{2} \end{array}$ | $\begin{array}{llll} R & R & R & 0 \\ D_{1} & D_{1} & D_{1} & D_{1} \end{array}$ | Fetch immediate (direct) from ROM Data $D_{2}, D_{1}$ to index register pair location RRR. (2) |
| SRC | 00010 | $\begin{array}{lllll}R & R & R & 1\end{array}$ | Send the address (contents of index register pair RRR) to ROM and RAM at $X_{2}$ and $X_{3}$ time in the Instruction Cycle. |
| FIN | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | $R \quad \mathrm{R}$ | Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR at $A_{1}$ and $A_{2}$ time in the Instruction Cycle. |
| JIN | 000181 | R R R 1 | Jump indirect. Send contents of register pair RRR out as an address at $A_{1}$ and $A_{2}$ time in the Instruction Cycle. |
| *JUN | $\begin{array}{cccc} 0 & 1 & 0 & 0 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ | $\begin{aligned} & A_{3} A_{3} A_{3} A_{3} \\ & A_{1} A_{1} A_{1} A_{1} \end{aligned}$ | Jump unconditional to ROM address $\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}$. |
| *JMS | $\begin{array}{cccc} 0 & 1 & 0 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ | $\begin{array}{lll} A_{3} & A_{3} & A_{3} \\ A_{3} \\ A_{1} & A_{1} & A_{1} \end{array} A_{1}$ | Jump to subroutine ROM address $A_{3}, A_{2}, A_{1}$, save old address. (Up 1 level in stack.) |
| INC | $\begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | $\begin{array}{lllll}R & R & R & R\end{array}$ | Increment contents of register RRRR. ${ }^{(3)}$ |
| * ISZ | $\begin{array}{cccc} 0 & 1 & 1 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ | $\begin{array}{llll} R & R & R & R \\ A_{1} & A_{1} & A_{1} & A_{1} \end{array}$ | Increment contents of register RRRR. Go to ROM address $A_{2}, A_{1}$ (within the same ROM that contains this ISZ instruction) if result $\neq 0$, otherwise skip (go to the next instruction in sequence). |
| ADD | 1000 | $R \mathrm{R} R \mathrm{R}$ | Add contents of register RRRR to accumulator with carry. |
| SUB | $1 \begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | $R \quad R \quad R \quad R$ | Subtract contents of register RRRR to accumulator with borrow. |
| LD | $\begin{array}{lllll}1 & 0 & 1 & 1\end{array}$ | $R \quad R \quad R \quad R$ | Load contents of register RRRR to accumulator. |
| XCH | $\begin{array}{llll}1 & 0 & 1 & 1\end{array}$ | $R \quad R \quad R \quad R$ | Exchange contents of index register RRRR and accumulator. |
| BBL | 1100 | D D D D | Branch back (down 1 level in stack) and load data DDDD to accumulator. |
| LDM | $\begin{array}{llll}1 & 1 & 0 & 1\end{array}$ | D D D D | Load data DDDD to accumulator. |

See Notes on Page 6.
Continued on page 6.

## Instruction Set

## INPUT/OUTPUT AND RAM INSTRUCTIONS

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

| MNEMONIC | $\begin{gathered} \text { OPR } \\ D_{3} D_{2} D_{1} D_{0} \end{gathered}$ |  |  |  | $\begin{gathered} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0} \end{gathered}$ |  |  |  | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRM | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Write the contents of the accumulator into the previously selected RAM main memory character. |
| WMP | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | Write the contents of the accumulator into the previously selected RAM output port. (Output Lines) |
| WRR | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines) |
| WR $\phi^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | Write the contents of the accumulator into the previously selected RAM status character 0 . |
| WR1 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | Write the contents of the accumulator into the previously selected RAM status character 1. |
| WR2 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | Write the contents of the accumulator into the previously selected RAM status character 2. |
| WR3 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | Write the contents of the accumulator into the previously selected RAM status character 3. |
| SBM | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | Subtract the previously selected RAM main memory character from accumulator with borrow. |
| RDM | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | Read the previously selected RAM main memory character into the accumulator. |
| RDR | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | Read the contents of the previously selected ROM input port into the accumulator. (1/O Lines) |
| ADM | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | Add the previously selected RAM main memory character to accumulator with carry. |
| $R D \phi^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | Read the previously selected RAM status character 0 into accumulator. |
| RD1 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | Read the previously selected RAM status character 1 into accumulator. |
| RD2 ${ }^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read the previously selected RAM status character 2 into accumulator. |
| $R D 3{ }^{(4)}$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | Read the previously selected RAM status character 3 into accumulator. |

## ACCUMULATOR GROUP INSTRUCTIONS

| CLB | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Clear both. (Accumulator and carry) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CLC | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | Clear carry. |
| IAC | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | Increment accumulator. |
| CMC | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | Complement carry. |
| CMA | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | Complement accumulator. |
| RAL | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | Rotate left. (Accumulator and carry) |
| RAR | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | Rotate right. (Accumulator and carry) |
| TCC | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | Transmit carry to accumulator and clear carry. |
| DAC | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | Decrement accumulator. |
| TCS | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | Transfer carry subtract and clear carry. |
| STC | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | Set carry. |
| DAA | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | Decimal adjust accumulator. |
| KBP | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | Keyboard process. Converts the contents of the accumulator from a <br> one out of four code to a binary code. |
| DCL | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | Designate command line. <br> (See note 1 on page 3.) |

NOTES: ${ }^{(1)}$ The condition code is assigned as follows:

| $C_{1}=1$ | Invert jump condition | $C_{2}=1$ | Jump if accumulator is zero | $C_{4}=1$ |
| :--- | :--- | :--- | :--- | :--- | | $C_{1}=0$ | Not invert jump condition | $C_{3}=1$ |
| :--- | :--- | :--- | Jump if carry/link is a $1 \quad$ if test signal is a 0

${ }^{(2)}$ RRR is the address of 1 of 8 index register pairs in the CPU.
${ }^{(3)}$ RRRR is the address of 1 of 16 index registers in the CPU.
${ }^{(4)}$ Each RAM chip has 4 registers, each with twenty 4 -bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).

## Absolute Maximum Ratings*

Ambient Temperature Under Bias
Storage Temperature
Input Voltages and Supply Voltage With Respect to $\mathrm{V}_{\mathrm{SS}}$
Power Dissipation
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
+0.5 to -20 V
1.0 W
*COMMENT
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{t} \phi \mathrm{PW}=\mathrm{t}_{\phi \mathrm{D} 1}=400 \mathrm{nsec}, \mathrm{t} \phi \mathrm{D} 2=150 \mathrm{nsec}$, unless otherwise specified Logic " 0 " is defined as the more positive voltage ( $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OH}}$ ), Logic " 1 " is defined as the more negative voltage ( $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OL}}$ )

SUPPLY CURRENT

| PRODUCT | SVMBOL | PARAMETER | MIN. TYP. ${ }^{(1)}$ | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4001 | IDD1 | AVERAGE SUPPLY CURRENT | 15 | 30 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| 4002 | ${ }^{1} \mathrm{DD} 2$ | AVERAGE SUPPLY CURRENT | 17 | 33 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| 4003 | ${ }^{1} \mathrm{DD} 3$ | AVERAGE SUPPLY CURRENT | 5.0 | 8.5 | mA | ${ }^{t_{W L}}={ }^{\text {t }}$ WH $~=~ 8 ~ \mu s e c ; ~ T_{A}=25^{\circ} \mathrm{C}$ |
| 4004 | ${ }^{1}$ DD4 | AVERAGE SUPPLY CURRENT | 30 | 40 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |

INPUT CHARACTERISTICS

| $4001 / 2 / 3 / 4$ | $I_{\text {LI }}$ | INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {IL }}=\mathrm{V}_{\mathrm{DD}}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $4001 / 2 / 3 / 4$ | $\mathrm{~V}_{\text {IH }}$ | INPUT HIGH VOLTAGE <br> (ALL INPUTS EXCEPT CLOCKS) | -1.5 | +0.3 | V |  |
| $4001 / 2 / 3 / 4$ | $\mathrm{~V}_{\text {IL }}(2)$ | INPUT LOW VOLTAGE <br> (ALL INPUTS EXCEPT CLOCKS) | $\mathrm{V}_{\mathrm{DD}}$ | -5.5 | V |  |
| $4001 / 2 / 4$ | $\mathrm{~V}_{\text {ILC }}$ | CLOCK INPUT LOW VOLTAGE | $\mathrm{V}_{\mathrm{DD}}$ | -13.4 | V |  |
| $4001 / 2 / 4$ | $\mathrm{~V}_{\text {IHC }}$ | CLOCK INPUT HIGH VOLTAGE | -1.5 | +0.3 | V |  |
| 4001 | $\mathrm{R}_{\mathrm{I}}$ | I/O PINS INPUT RESISTANCE | 10 | 18 | 35 | $\mathrm{~K} \Omega$ |

OUTPUT CHARACTERISTICS

| 4001/2/4 | 'Lo | DATA BUS OUTPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=-12 \mathrm{~V}$, Chip disabled |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4001/2/3/4 | $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH VOLTAGE |  | 0 | -0.5 | v | Driving 4000 Series loads only |
| 4001/2/4 | 'OL1 | DATA LINES SINKING CURRENT "1" LEVEL | 10 | 18 |  | mA | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $4001 / 2$ | 'OL2 | I/O OUTPUT LINES SINKING CURRENT, " 1 " LEVEL | 2.5 | 5 |  | mA | $V_{\text {OUT }}=0 \mathrm{~V}$ |
| 4003 | ${ }^{1} \mathrm{OL} 3$ | PARALLEL OUT PINS SINKING CURRENT, "1" LEVEL | 0.6 | 1.0 |  | mA | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| 4003 | 'OL4 | SERIAL OUT SINKING CURRENT, " 1 " LEVEL | 1.0 | 2.0 |  | mA | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| 4004 | ${ }^{\prime} \mathrm{OL5}$ | CM-ROM SINKING CURRENT "1" LEVEL | 6.5 | 12 |  | mA | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| 4004 | 'OL6 | CM-RAM LINES SINKING CURRENT "1" LEVEL | 2.5 | 4 |  | mA | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| 4001/2/4 | $\mathrm{V}_{\mathrm{OL} 1}$ | DATA LINES, CM LINES, SYNC OUTPUT LOW VOLTAGE | -12 | -10 | -6.5 | V | ${ }^{\prime} \mathrm{OLI}^{\prime}=500 \mu \mathrm{~A}$ |
| 4001/2 | $\mathrm{V}_{\mathrm{OL} 2}$ | I/O OUTPUT LINES OUTPUT LOW VOLTAGE | -12 | -7.5 | -6.5 | V | ${ }^{\prime} \mathrm{OL} 2=50 \mu \mathrm{~A}$ |
| 4003 | $\mathrm{V}_{\mathrm{OL} 3}$ | OUTPUT LOW VOLTAGE | -11 | -7.5 | -6.5 | $\checkmark$ | ${ }^{1} \mathrm{OL} 3=10 \mu \mathrm{~A}$ |
| 4001/2/4 | $\mathrm{R}_{\mathrm{OH} 1}$ | OUTPUT RESISTANCE DATA LINES " 0 " LEVEL |  | 150 | 250 | $\Omega$ | $\mathrm{V}_{\text {OUT }}=-0.5 \mathrm{~V}$ |
| 4001/2 | $\mathrm{R}_{\mathrm{OH} 2}$ | OUTPUT RESISTANCE I/O LINES "0" LEVEL |  | 1.2 | 1.8 | $K \Omega$ | $\mathrm{V}_{\text {OUT }}=-0.5 \mathrm{~V}$ |
| 4003 | ${ }^{\text {ROH3 }}$ | PARALLEL-OUT PINS OUTPUT RESISTANCE " 0 " LEVEL |  | 400 | 750 | $\Omega$ | $\mathrm{V}_{\text {OUT }}=-0.5 \mathrm{~V}$ |
| 4003 | $\mathrm{R}_{\mathrm{OH} 4}$ | SERIAL OUT OUTPUT RESISTANCE " 0 " LEVEL |  | 650 | 1200 | $\Omega$ | $\mathrm{V}_{\text {OUT }}=-0.5 \mathrm{~V}$ |
| 4004 | $\mathrm{R}_{\mathrm{OH} 5}$ | CM-ROM OUTPUT RESISTANCE "0" LEVEL |  | 320 | 600 | $\Omega$ | $\mathrm{V}_{\text {OUT }}=-0.5 \mathrm{~V}$ |
| 4004 | $\mathrm{R}_{\mathrm{OH6}}$ | CM-RAM LINES OUTPUT RESISTANCE "0" LEVEL |  | 1.1 | 1.8 | $K \Omega$ | $\mathrm{V}_{\text {OUT }}=-0.5 \mathrm{~V}$ |

(1) Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and Nominal Supply Voltages.
(2) If non-inverting input option is used, $\mathrm{V}_{\mathrm{IL}}=-6.5$ Volts maximum.

## Typical D.C. Characteristics

POWER SUPPLY CURRENT
VS. TEMPERATURE (4001)


POWER SUPPLY CURRENT
VS. TEMPERATURE (4003)


OUTPUT CURRENT VS. OUTPUT VOLTAGE
(4001, 4002)


POWER SUPPLY CURRENT
VS. TEMPERATURE (4002)


POWER SUPPLY CURRENT VS. TEMPERATURE (4004)


OUTPUT CURRENT VS. OUTPUT VOLTAGE (4003)

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$

| PRODUCT | SYMBOL | TEST | MIN. | $\begin{aligned} & \text { IT } \\ & \text { MAX. } \end{aligned}$ | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4001/2/4 | $\begin{aligned} & \mathrm{t}_{\phi \mathrm{R}} \\ & \mathrm{t}_{\phi \mathrm{F}} \end{aligned}$ | CLOCK RISE AND FALL TIMES | 10 | 50 | nsec |  |
|  | ${ }_{\text {t }}^{\text {¢PW }}$ | CLOCK WIDTH | 380 | 480 | nsec |  |
|  | $\mathrm{t}_{\text {D } 11}$ | CLOCK DELAY <br> FROM $\phi_{1}$ TO $\phi_{2}$ | 400 | 550 | nsec |  |
|  | $\mathrm{t}_{\text {¢ } 22}$ | CLOCK DELAY <br> FROM $\phi_{2}$ TO $\phi_{1}$ | 150 | 300 | nsec |  |
|  | $t_{\text {w }}$ | DATA-IN WRITE TIME | 350 |  | nsec |  |
|  | $\mathrm{t}_{\mathrm{H}}$ | DATA-IN HOLD TIME | 40 |  | nsec |  |
|  | $\mathrm{t}_{\text {os }}{ }^{(1)}$ | SET TIME FOR DATA OUT, SYNC, CM-ROM, ${ }^{(2)}$ CMRAM ${ }^{(2)}$ LINES | 0 |  | nsec | $\begin{aligned} \mathrm{C}_{\text {OUT }}= & 500 \mathrm{pF} \text { for data lines } \\ & 500 \mathrm{pF} \text { for SYNC } \\ & 160 \mathrm{pF} \text { for CM-ROM } \\ & 50 \mathrm{pF} \text { for CM-RAM } \end{aligned}$ |
|  | ${ }^{\text {t }} \mathrm{OH}$ | HOLD TIME FOR DATA OUT, SYNC, CM-ROM, CM-RAM ${ }_{i}$ LINES | 50 |  | nsec | $\mathrm{C}_{\text {OUT }}=20 \mathrm{pF}$ |
|  | $t_{R}, t_{F}$ | RISE AND FALL TIMES FOR DATA OUT, SYNC, CM-ROM, CM-RAM ${ }^{\text {LINES }}$ |  | 500 | nsec | $\begin{aligned} & \mathrm{C}_{\text {OUT }}= 500 \mathrm{pF} \text { for data lines } \\ & 500 \mathrm{pF} \text { for SYNC } \\ & 160 \mathrm{pF} \text { for CM-ROM } \\ & 50 \mathrm{pF} \text { for CM-RAM } \end{aligned}$ |
| 4001/2 | ¢ | I/O OUTPUT LINES DELAY |  | 600 | nsec | $\mathrm{C}_{\text {OUT }}=20 \mathrm{pF}$ |
|  | ${ }^{\text {t }}$ wc | CM WRITE TIME | 350 |  | nsec |  |
|  | $\mathrm{t}_{\mathrm{HC}}$ | CM HOLD TIME | 10 |  | nsec |  |
| 4001 | $\mathrm{t}_{\text {is }}$ | I/O INPUT LINES SET TIME | 50 |  | nsec |  |
|  | $\mathrm{t}_{1 H}$ | I/O INPUT LINES <br> HOLD TIME | 100 |  | nsec |  |
|  | $\mathrm{t}^{\text {(3) }}$ | I/O OUTPUT LINES DELAY ON CLEAR |  | 200 | nsec | $\mathrm{C}_{\text {OUT }}=20 \mathrm{pF}$ |

NOTES: (1) Data out, SNNC, CM-ROM, and CM-RAM ${ }_{i}$ lines are clocked out with the trailing edge of the $\phi_{2}$ block.
(2) The CM-ROM and the selected CM-RAM lines are always activated during $A_{3}$ time. They are also activated during $M_{2}$ time if an I/O and RAM instruction was fetched by the CPU, and during $X_{2}$ time if an SRC instruction was fetched by the CPU.
${ }^{(3)}$ Pin $C_{L}$ on 4001 is used to asynchronously clear the output flip-flops associated with the I/O lines.

## 4001, 4002, 4004 Timing Diagram

Outputs with loading conditions specified on A.C. Characteristics table.


4001 CLEAR LINE ( $C_{L}$ )

4001 I/O OUTPUT LINES


## Typical Load Characteristics

SET TIME VS. OUTPUT CAPACITANCE (DATA LINES FOR 4001, 4002, 4004 \& SYNC FOR 4004)


SET TIME VS. OUTPUT CAPACITANCE (CM-ROM 4004)


## 4003 A. C. Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=-15 \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$

| SYMBOL | TEST | LIMIT |  | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| ${ }^{t}$ WL | CP LOW WIDTH | 6 | 10,000 | $\mu \mathrm{sec}$ |  |
| ${ }^{\text {t WH }}$ | CP HIGH WIDTH | 6 | Note (1) | $1 / \mathrm{sec}$ |  |
| ${ }^{t} \mathrm{CD}$ | CLOCK-ON TO DATA-OFF TIME | 3 |  | $\mu \mathrm{sec}$ |  |
| ${ }^{\text {t }}$ Dd | CP TO DATA SET DELAY | Note (2) | 250 | nsec |  |
| ${ }^{t} 11$ | CP TO DATA OUT DELAY | 250 | 1,750 | nsec |  |
| ${ }^{t} d 2$ | ENABLE TO DATA OUT DELAY |  | 350 | nsec | $\mathrm{C}_{\text {OUT }}=20 \mathrm{pF}$ |
| ${ }^{t} d 3$ | CP TO SERIAL OUT DELAY | 200 | 1,250 | nsec | $\mathrm{C}_{\text {OUT }}=20 \mathrm{pF}$ |

NOTES: ${ }^{(1)}{ }_{\text {tWH }}$ can be any time greater than $6 \mu$ sec.
(2) Data can occur prior to CP.

## 4003 Timing Diagram



## Capacitance

$\mathrm{f}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; Unmeasured Pins Grounded.

| PRODUCT | SYMBOL | TEST | LIMIT (pF) |  | PRODUCT | SYMBOL | TEST | LIMIT (pF) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | MAX . |  |  |  | TYP. | MAX. |
| 4001/2/3/4 | $\mathrm{C}_{\text {IN }}$ | INPUT(1) CAPACITANCE | 5 | 10 | 4002/4 | $C_{\text {D } 1}$ | DATA BUS I/O LINES CAPACITANCE | 6.5 | 10 |
| 4001/2 | $\mathrm{C}_{\phi}{ }_{1}$ | CLOCK INPUT CAPACITANCE | 8 | 15 | 4001 | $\mathrm{C}_{\mathrm{D} 2}$ |  | 9.5 | 15 |
| 4004 | $\mathrm{C}_{\phi 2}$ | CLOCK INPUT CAPACITANCE | 14 | 20 |  |  |  |  |  |

NOTE: (1) Refers to all input pins except data bus I/O and $\phi_{1}$ and $\phi_{2}$.

## Packaging Information



## Ordering Information

(1) The 4004 (CPU) is available in ceramic only and should be ordered as C4004.
(2) The 4001 (ROM), 4002 (RAM) and 4003 (SR) are presently available off the shelf in plastic only. These devices can be ordered in ceramic on special request. Standard devices should be ordered as follows:

$$
\begin{array}{ll}
\text { P4001 } & \text { Plastic Package } \\
\text { P4002-1 } & \text { (Metal Option \#1)- Plastic Package } \\
\text { P4002-2 } & \text { (Metal Option \#2)- Plastic Package } \\
\text { P4003 } & \text { Plastic Package }
\end{array}
$$

(3) Mask Programming of the 4001

The custom patterns, chip numbers and I/O options (including inverting and non-inverting inputs or outputs and on-chip resistor connected to either $V_{D D}$ or $V_{S S}$ ) must be specified on a truth table for each 4001 ordered. Blank custom truth tables are available upon request from Intel.
U. S. REGIONAL SALES OFFICES

| California | Tustin, 92680 | William T. O’Brien, 17411 Irvine Blvd., Suite J <br> (714) 838-1126 |
| :--- | :--- | :--- |
| Minnesota | Minneapolis, 55435 | Mick Carrier, 4004 W. 78th St. <br> (612) 927-4547 |
| New Jersey | Florham Park, 07932 | John Lizzio, 26 Columbia Turnpike, Room 106 <br> (201) 822-0044 |

ORIENT SALES OFFICE
Japan Tokyo 151

INTEL JAPAN
Parkside Flat Bldg. No. 4-2-2, Sendagaya Shibuya-Ku 03-403-4747
Telex: 26364

EUROPEAN SALES OFFICE
Belgium Bruxelles INTEL CORP. 216 Avenue Louise Bruxelles 1050, Belgium
Phone: 492003
Telex: 21060

